Techniques that reduce the difficulty and cost associated with testing an integrated circuit. This can result in a decrease in the time spent on a tester, a decrease in cost associated with generating ...