News
This paper develops a theoretical basis for the minimization of chip area required for fixed taper buffer design. It modifies the well-known procedure for minimizing delay time in such circuits to ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results