In the above snippet, assertion passes when signal “a” is asserted high and in the same clock cycle, positive edge on signal “b” is detected. Assertion fails when signal “a” is asserted high, but in ...

Time when the output makes a transition from 0→1, calculate the difference between the data arrival time and clock edge time that will give the hold time for the flip flop. Figure 2: Hold timing ...